



Designing a Niosll System from Scratch for UP3

<u>Tutorial</u>

Version 01.00

System Level Solutions Inc. (USA)

14702 White Cloud Ct. Morgan Hill, CA 95037

Copyright©2004-2005 System Level Solutions .All rights reserved. SLS, An Embedded systems company, the stylized SLS logo, specific device designations, and all other words and logos that are identified as trademarks and/or service marks are, unless noted otherwise, the trademarks and service marks of SLS in India and other countries. All other products or service names are the property of their respective holders. SLS products are protected under numerous U.S. and foreign patents and pending applications, mask working rights, and copyrights. SLS warrants performance of its semiconductor products to current specifications in accordance with SLS's standard warranty, but reserves the right to make changes to any products and services at any time without notice. SLS assumes no responsibility or liability arising out of the application or use of any information, products, or service described herein except as expressly agreed to in writing by SLS. SLS customers are advised to obtain the latest version of specifications before relying on any published information and before orders for products or services.

TABLE OF CONTENTS

ABOUT THIS MANUAL	5
How to find the information	5
How to contact SLS	6
INTRODUCTION	7
Hardware & Software Requirements	8
Designing and Compiling	9
Creating a Quartus II Project	9
Adding CPU & Peripherals	12
Generating the System	19
Adding the Quartus II Symbol to the BDF	21
Compiling the Design	25
Programming	26
Running NiosII IDE	28
Creating the Software	28
Building the Software	29
Running the Program	31

About this manual

This tutorial provides all the steps for creating a Nios II processor system from the scratch for UP3. Also it shows how to create, compile, debug and run a C/C++ program using the Nios II IDE.

How to find the information

- The Adobe Acrobat Find feature allows you to search the contents of a PDF file. Use Ctrl + F to open the Find dialog box.
 Use Ctrl + N to open to the Go To Page dialog box.
- Thumbnail icons, which provide miniature preview of each page, provide a link to the pages.
- Links allow you to jump to related information.

How to contact SLS

For the most up-to-date information about SLS products, go to the SLS worldwide website at http://www.slscorp.com.

TABLE 1. Contact Information

Information Type	E-mail
Product literature services, SLS literature services, Non-technical customer services, Technical support.	support@slscorp.com

Introduction

This tutorial walks you through the hardware & software development flow. It shows you how to use SOPC Builder and the Quartus II software to create and use your own Nios II system

This tutorial is basically for users who are new to the Nios II processor as well as users who are new to the concept of using embedded systems in FPGA's. This tutorial guides you through the steps necessary to create and compile a 32-bit Nios II system design, called nios2_in_up3. This simple, single-master Nios II system consists of a Nios II embedded processor and associated system peripherals as well as interconnections for use with the input & output hardware available on the UP3 board.

This tutorial is divided into the following three sections:

- 'Designing & Compiling' Teaches you how to use SOPC builder to create the Nios II system module in block design file (.bdf) and how to compile the Nios II design using the Quartus II Compiler.
- 'Programming' Teaches you how to use the Quartus II Programmer and the USB-Blaster cable to configure the FPGA on UP3 board. It also teaches you how to store the design in PROM (EPCS1) provided on the board, so that the FPGA can be configured with your design whenever power is applied to the board.
- 'Running the Software on Your Nios II System' Provides the instructions for running software on your Nios II system using the Nios II integrated development environment (IDE).

Hardware & Software Requirements

The user will require following hardware & software

- A PC running with Win 2000/XP OS
- Nios II embedded processor
- The Quartus II software version 4.0 SP1 or higher
- UP3 Education Kit or Nios Development boards.
- Altera USB Blaster/Byte Blaster download cable

Designing and Compiling

To use the instructions in this section, you need to be familiar with the Quartus II software interface-specifically toolbars. Refer to Quartus II help for more information about using the Quartus II software.

Creating a Quartus II Project

Here are the steps to create a new Quartus II project:

- 1. Open the Quartus II.
- 2. Choose File>New Project Wizard..
- 3. Click Next.
- Select Working Directory of the Project, Name of the project as 'nios2_in_up3' & top-level entity as 'nios2_in_up3'. Then Click Next.
- 5. Click Next.
- 6. Click Next.
- 7. Select the family as 'Cyclone' and highlight the Yes combo box. Click Next.
- We will select the FPGA for UP3 board (which is Cyclone EP1C6Q240C8), so under Filters / Speed Grade select 8. Then under Available devices: highlight 'EP1C6Q240C8'. Click Next.
- 9. Click Finish.

Start SOPC builder

SOPC builder is a software tool that allows you to create a fully functioning, custom-embedded micro controller called the Nios II system module. A complete Nios II system module contains a Nios II embedded processor and its associated peripherals.

To start SOPC builder, perform the following steps:

1. Open the Quartus II software.

- 2. Choose SOPC Builder (Tools menu). SOPC Builder displays the Create New System dialog box.
- 3. Type 'SystemTop'. See Figure 1
- 4. Specify Verilog or VHDL in HDL Language field.

SOPC Builder generates plain text Verilog HDL or VHDL for all of its native components depending on the language you choose.

FIGURE 1. Create New System dialog box

Create New System	<
System Name: SystemTop	
HDL Language	
⊙ Verilog C VHDL	

5. Click OK. The Altera SOPC Builder - SystemTop window appears and the System Contents tab is displayed.

You are now ready to set the speed and add the Nios II CPU and peripherals to your system. The components you will be adding are located in the module pool on the left hand side of the System Content tab. See Figure 2.

The functionality of the SOPC Builder system depends on the hardware on which it will run. Thus, specifying the target board is the first step in creating a system

FIGURE 2. SOPC Builder

📙 Altera SOPC Builder - SystemTop			
File System Module View Tools	Help		
System Contents System Generation			
Altera SOPC Builder	Target: Unspecified Board T	arget Device Family: Cyclone System Clock Fred	quency: 48 MHz
Nios Il Processor - Alter Bridges Communication Display	Use Module Name	Description	Base End
EPIC20 Nios Developme EPIC20 Nios Developme EPIS10 Nios Developme EPIS40 Nios Developme Ethernet Fatra Itilities			
Henory Other USB2_IP_Test			
sls_avaion_compact_fla sls_avaion_ethernet sls_avaion_pci sls_avaion_sdram v			
Installed components			
Add S Check	▲ M	ove Up 🔍 🔍 Move Down	
Problem checking for web-updates (I The unknown SOPC Builder installatic	Jnable to download component catalog; try again later.) n at e:/ic_dev/models/topmodels/ps2/source/fpga/ps2_for_esdi	_rev1 is incompatible and has been ignored. Version 2.8	or later is required.
	Exit < Prev Nex	t > Generate	

Specify Target Hardware Settings

The functionality of the SOPC Builder system depends on the hardware on which it will run. Thus, specifying the target board is the first step in creating a system.

- Choose a board type in the Target pull-down menu, As UP3 is not yet added in the menu, keep the 'Unspecified Board'.
- Select the System Clock Frequency as 48Mhz.

Adding CPU & Peripherals

This section describes adding following modules to the SOPC Builder.

- Nios II 32-bit CPU
- JTAG UART
- Timer
- Avalon Tri State Bridge
- SLS_UP3_SRAM
- LED_PIO

Nios II 32-bit CPU

To add the Nios II 32-bit CPU, named CPU, perform the following steps:

- 1. Under Avalon Modules, select Nios II Processor Altera Corporation.
- 2. Click Add. The Nios II configuration wizard titled Altera Nios II cpu_0 displays.
- 3. Specify the following options in the Nios II Core tab.
- Select the processor core: Nios II/s as in Figure 3
- Instruction Cash Size: 4Kbytes

FIGURE 3. Nios II

La Altera Nios II - cpu_0					
Nios II Core JTAG De Select a Nios II core:	bug Module Cus	tom Instructions			
	Nios II/e	1	vios II/s		Nios II/f
Nios II Selector Guide Family: Cyclone [†] system: 48 MHz	RISC 32-bit	Ri 3: In Bi	ISC 2-bit istruction Cache ranch Prediction		RISC 32-bit Instruction Cache Branch Prediction Data Cache Dynamic Branch Prediction
Performance at 48 MHz	Up to 6 DMIPS	U	p to 21 DMIPS		Up to 35 DMIPS
Logic Usage	600-700 LEs	1:	200-1400 LEs		1400-1800 LEs
Memory Usage	Two M4Ks	T	wo M4Ks + cache		Three M4Ks + cache
Instruction Cache Size:	4 Kbytes 💌	Data Cac	she Size: 2 Kbytes	. 🔻	
		Cancel	< Prev	Next ≻	Finish

4. Click the JTAG Debug Module tab and choose the highlighted tab shown in Figure 4.

💶 Altera Nios II - cpu_0				×
Nios II Core JTAG Debug M	10dule Custom Instructions			
Select a debugging level:		1		
No Debugger	Level 1	Level 2	Level 3	Level 4
	JTAG Target Connection Download Software Software Breakpoints	JTAG Target Connection Download Software Software Breakpoints 2 Hardware Breakpoints 2 Data Triggers	JTAG Target Connection Download Software Software Breakpoints 2 Hardware Breakpoints 2 Data Triggers Instruction Trace On-Chip Trace	JTAG Target Connection Download Software Software Breakpoints 4 Hardware Breakpoints 4 Data Triggers Instruction Trace Data Trace On-Chip Trace Off-Chip Trace
No LEs	300-400 LEs	800-900 LEs	2400-2700 LEs	3100-3700 LEs
No M4Ks	Two M4Ks	Two M4Ks	Four M4Ks	Four M4Ks
Adva	nced debug licenses can be p	ourchased from FS2.	http://www.fs2.com/	
	Cancel	< Prev Next >	Finish	

FIGURE 4. Nios II Options

5. Click Finish and returning you to the main SOPC Builder window.

You will see errors in the SOPC Builder message display. However, the issue causing the errors are resolved when the rest of the elements are added to the design. At this stage error messages can be safely ignored.

JTAG UART

The JTAG UART interface component is added to reduce the number of connections necessary to 'talk' to the NIOS II. To add it

 Select Communication > JTAG UART and click Add.. The JTAG UART - jtag_uart_0 wizard displays as shown in Figure 5.

1 JTAG UART - jtag_uart_0	×
Configuration Simulation	
┌ Write FIFO (data from Avalon to JTAG)	
Depth: 64 💌 IRQ Threshold: 8	
Construct using registers instead of memory blocks	
Read FIFO (data from JTAG to Avalon)	
Depth: 64 💌 IRQ Threshold: 8	
Construct using registers instead of memory blocks	
Cancel < Prev Next > Finish	

2. Accept the default options by clicking Finish.

FIGURE 5. JTAG UART

Timer

The Timer is necessary for some of the default device drivers provided in the HAL system library. For example, the JTAG_UART. To add the timer perform the following steps:

- 1. Choose Other > Interval Timer and click Add.
- 2. Leave the default settings in the Avalon Timer timer_0 window. Figure 6.

FIGURE 6. Timer

💶 Avalon Timer - timer_0	×
Timeout Period	
Initial Period: 1 msec	-
Input Clock Frequency: 48 MHz	
Hardware Options	
Preset Configurations: Full-featured	-
Viriteable period	
Readable snapshot	
Start/Stop control bits	
Output Signals	
Timeout pulse (1 clock wide)	
System reset on timeout (Watchdog)	
P	
Click on a message to locate source of	error/warning.
Cancel < Prev Next >	Finish

3. Click Finish.

External RAM Bus (Avalon Tri-State Bridge)

For the Nios II system to communicate with memory external to the FPGA on the Nios development board, you must add a bridge between the Avalon bus. To add this:

 Select Bridges > Avalon Tri-State Bridge and click Add. The Avalon Tri-State Bridge - tri_state_bridge_0 wizard displays. See Figure 7.

FIGURE 7. Avalon Tri-State Bridge

Avalon Tri-State Bridge - tri_state_bridge_0
• Registered
Increases off-chip Fmax, but also increases latency.
O Not registered
Reduces latency, but also reduces off-chip Fmax. NOTE: Check the Input Setup Times analysis in the Quartus Compilation Report to be sure your bus inputs meet system-level timing requirements.
Outgoing address and control signals are always registered.
Cancel < Prev Next > Finish

2. Click Finish.

SLS_UP3_SRAM

Depending on which hardware you are using user has to select the external SRAM or any memory. To add SLS_UP3_SRAM perform the following steps:

- 1. Select Memory > SLS_UP3_SRAM and click Add.
- 2. The SRAM (IS61C6416-10T(OR equivalent) chip) sram_0 wizard displays. See figure 8.

FIGURE 8. UP3 SRAM

SRAM (IS61C6416-10T chip) - sram_0
Attributes
Static RAM
The ESDK Rev2 Board has one IS61C6416-10T SRAM chip arranged as 64k 16-Bit Words (128KByte total address span).
Memory Size: 128 kB
16 Word Aligned Address Bits
Generic Memory Model (Simulation Only)
☑ Include a functional memory model in the system testbench.
Cancel < Prev Next > Finish

3. Click Finish.

LED PIO

To provide an interface for LED's on UP3 Kit, add the LED PIO by performing the following steps:

- 1. Select Other > PIO (Parallel IO) and click Add.
- 2. Specify the Options: Width = 4 and Direction = Output port only. See Figure 9.

FIGURE 9. LED PIO

🖳 Avalon PIO	- pio_0		×
Basic Settings	Input Options	Simulation	
- Width			
	4	bits	
PIO wi	th must be be	tween 1 and 32 l	bits
Direction			
C Bidirections	ıl (tri-state) por	ts	
C Input ports	only		
C Both input a	and output port	s	
 Output port 	s only		
<u> </u>			
Cancel	< Prev	Next >	Finish

Generating the System

To generate the design logic, perform the following steps.

- 1. Click the System Generation tab.
- Specify the following settings from the Options window. Figure 10
- HDL: Check this box
- Simulation: Check this box if you have Modelism installed and would like to simulate the design.

FIGURE 10. Generating the System

Altera SOPC Builder - SystemTop
File System Module View Tools Help
<pre>System PHOLDE VNEW TOOLS nep System Contents More "cpu_O" Settings System Generation Options</pre>
Exit < Prev Next > Stop

- 3. Click Generate. See Figure 10.
- 4. When generation is complete, the SYSTEM GENERATION COMPLETED message displays. DO NOT EXIT SOPC BUILDER AT THIS POINT. We will return to this window prior to testing the system with software.

Adding the Quartus II Symbol to the BDF

During generation, SOPC Builder creates a symbol of the System-Top, for use in Quartus II. To add the symbol perform the following steps:

- 1. Select File (menu) > New.
- 2. Under Device Design Files, highlight Block Diagram/Schematic File. See Figure 11.





- 3. Click OK.
- 4. Return to the Quartus II software and double click anywhere inside the BDF window. The Symbol dialog box appears. See Figure 12.

FIGURE 12. BDF Dialog box



- 5. From Libraries, expand the Project directory by clicking the + sign next. See Figure 12.
- 6. Click SystemTop. A large symbol will appear representing the Nios II system module you just created. See Figure 12.
- 7. Click OK. The Symbol dialog box closes and an outline of the SystemTop symbol is attached to the pointer. See Figure 12.
- 8. Place the symbol so it lines up with the pins that are already in the block design schematic files.
- 9. Choose Save.
- 10. After adding Inputs/Outpus, Inouts and pin assignments the final BDF looks like Figure 13. Please refer the provided Reference Design.

FIGURE 13. Final BDF



Compiling the Design

During compilation, the Compiler locates and processes all design, project files, generates messages and reports related to the current compilation, creates the SRAM object file (.sof) as well as any optional programming files.

To compile the nios2_in_up3 design, follow these steps:

- 1. Choose Start Compilation (Processing menu), or click the Start Compilation toolbar button. If you get a message asking if you want to save the changes you made the BDF file, choose Yes.
- 2. When compilation completes, you can view the results in the nios2_in_up3 Compilation Report window. See Figure 14.



FIGURE 14. Compilation Report Window

Programming

After successful compilation, the Quartus II Compiler generates one or more programming files that the Programmer uses to program or configure a device.

To program your design, perform the following steps.

- 1. Choose Programmer (Tool menu). The Programmer window opens.
- 2. In the Mode list of the programmer window, make sure JTAG is selected.
- 3. Click Hardware Setup.. to configure the programming hardware. The Hardware Setup dialog box appears.
- 4. From the Hardware column, select USB Blaster or Byte Blaster, which you are using.
- 5. Click Close to exit the Hardware Setup window.
- 6. In the Programmer window, turn on Program/Configure. See Figure 15.
- 7. Click Start.

FIGURE 15. Programmer Window

🖗 Quartus II Programmer - [Chain1.cdf*]									
Eile	<u>E</u> dit P <u>r</u> ocessin	g <u>H</u> elp							
4	, Hardware Setup.	ByteBlaster [LPT1]		Mode: JTAG		Progress:	0%		
M	Start	File	Device	Checksum	Usercode	Program/ Configure Verify	Blank- Check Examine	Ţ	
	o Stop	E:/AMPP_Delieverable/	EP1C6Q240	00507452	FFFFFFF				
H	Auto Detect								
×	Delete								
	Add File								
M	Change File								
Ľ	Save File								
M	Add Device								
1	© Up								
ŧ	Down								
		1						F	
Г								-	
L									
\ \$ }	stem /								
Rea	dy						NUM	//.	

Running Niosll IDE

We will be using Nios II Integrated Development Environment (IDE) to run our software on top of Nios II System. To start the Nios II IDE from the Quartus II software, perform the following steps:

Creating the Software

- 1. Click the System Generation tab of the SOPC Builder, then click the Run Nios II IDE button.
- 2. From the opening window, choose File > New C/C++ Application.
- 3. Highlight Altera Nios II & C/C++ Application & Click Nextt.
- 4. Keep the setting as shown in Figure 16.

FIGURE 16. New Project

Name: bello wor	dd 9				
Use Default Loc	ation				
Path: E:\ESDK_Su	pport\NiosII_On_	_UP3\software\hello_world_9			
– Select Target Hardw	/are				
SOPC Builder System	n: E:\ESDK_Sup	port\NiosII_On_UP3\SystemTop.ptf			
CPU:	cpu_0				
Select Project Temp	late				
Hello World Hello Freestanding Custom Instruction Count Binary Blank Project Board Diagnostics Flash Tests Dhrystone MicroC/OS-II Mutes MicroC/OS-II Mutes MicroC/OS-II Mutes	Tutorial	Description Simple program that prints 'Hello from Nios II' Details This example prints 'Hello from Nios II' to the STDOUT stream. This example runs on the Nios II 'tandard', 'full_featured', 'fast', and 'low_cost' example designs. It runs with or without the MicroC/OS-II RTOS and requires a STDOUT device in your system's hardware.			

5. Click Finish.

Building the Software

Perform the following steps:

- 1. To build your project, right click on your project in the navigator pane and select Build Project. See Figure 17.
- 2. When the build process successfully completes, you can run the project.
- 3. See Figure 17.



C/C++ Development - hello_world.c - Nios II IDE	_ 🗆 🗙
le Edit Navigate Search Run Project Tools Window Help	
≝ - 🖩 🖳 ≙ 🖬 💣 沓 🕅 🏘 - ★ - ♣ - 🔗 🏷 ⇔ - ⇔ - 🗟 🕆 Ŗ	
C/C++ Projects 🗸 🗙 C hello_world.c 🗙	🗄 Outline 🛛 🗙
<pre>/*</pre>	▲ S ● J ^B Z Stdio.h Main():int
C-Build [hello world 9 syslib]	
make -s all	A
Build completed	
C/C++ Projects Navigator Tasks C-Build Properties Console	
/hello_world_9	

Running the Program

To run your program on the development board, perform the following steps:

- 1. Choose Run > Run.. in the main Nios II IDE window.
- 2. Double Click on Nios li Hardware in the Configurations browser on the left-hand side. The run window displays.
- 3. If you have more than one JTAG cable connection, then you will need to select the Target Connection tab and choose the cable that is connected to your board from the JTAG cable pull down menu.
- 4. Accept the default and click Run.

Run		×
Create, manage, a	nd run configurations	仧
Configurations:	Name: hello_world_9 Nios II HW configuration	
Nios II Harc	🖹 Main 🛄 Target Connection 🕅 🕸 Debugger 🛛 î Source 🛛 🅸 Common	
	Project:	Help
	hello_world_9	Browse
	Nios II ELF Executable: Debug/hello_world_9.elf	Search
	Target Hardware	
	SOPC Builder System: E:\ESDK_Support\NiosII_On_UP3\SystemTop.ptf	Browse
	CPU: cpu_0	
	 ✓ Build project and dependents (if required) before launching ✓ Validate Nios II system ID before software download 	
Ne <u>w</u>	Арріу	Revert
	Run	Close

FIGURE 18. Running the program





On Clicking **Run**, the Nios II IDE downloads the software, resets the processor, and starts execution of the software. At some point, the Nios II IDE "running" window displays with a message in the console window. See Figure 19.

For the above case, user will see "Hello from Nios II!" in the console window. Provided there are no errors during Compilation and the run process.

Now try using the NIOS II IDE to glow the LEDs on the UP3 board. HINT: Look at the memory map created by the SOPC builder.