
Score:	Name:

## ECE 3055 Quiz Wednesday, March 30. 2011

In the space below, draw a block diagram of the hardware synthesized by the VHDL code found on the additional page provided with the quiz. In the block diagram, include the following:

- 1. Show all input signals on the left and outputs on the right.
- 2. Draw each hardware unit in a style similar to the textbook's block diagrams.
- 3. Include and clearly indicate any registers, clock signals, enables, and resets.
- 4. Label all signals with their VHDL signal name (both internal and external).
- 5. Use a "/" with a number to indicate the width of any busses (more than 1-bit).
- 6. Number each of the mux's input signals with it's corresponding decimal number (i.e. the value on the mux's control input signal that selects each input).
- 7. Indicate # of bits and direction for any shifts and indicate if resets are sync or async.



```
LIBRARY IEEE;
USE IEEE.STD LOGIC 1164.ALL;
USE IEEE.STD LOGIC ARITH.ALL;
USE IEEE.STD LOGIC SIGNED.ALL;
ENTITY test IS
     PORT(X,Y,Z
                      : IN STD LOGIC VECTOR(15 DOWNTO 0);
            BIG, ZAP, POW: IN STD LOGIC;
                        : IN STD_LOGIC_VECTOR(1 DOWNTO 0);
            FIX
            S
                         : OUT STD_LOGIC_VECTOR( 15 DOWNTO 0 ));
END test;
ARCHITECTURE behavior OF test IS
SIGNAL A, B, C, D, E, F: STD LOGIC VECTOR(15 DOWNTO 0);
BEGIN
 A <= F WHEN FIX(1 DOWNTO 0) = "01" ELSE '0' & F(15 DOWNTO 1)
   WHEN FIX(1 DOWNTO 0) = "10" ELSE F(14 DOWNTO 0) \& '0';
 C \le A + Y;
 PROCESS
   BEGIN
      WAIT UNTIL ZAP'EVENT AND ZAP = '1';
      IF BIG = '1' THEN D \leq X"0000";
      ELSE
          D \le C + 1;
       END IF;
      IF POW = '1' THEN E \leq D - Z;
       END IF;
            F \leq X;
            S \leq E - Y;
  END PROCESS;
END behavior;
```