Score:	Section:	Name	

ECE 3055 Quiz 7 – Wednesday March 9, 2011 A direct mapping cache with WTWA (i.e. Write Through Write Allocate) is used to reduce the average memory access time on a computer. This cache holds 1M entries, 16bit data, and ties into a 32-bit address bus with no byte or word select bits. Determine the contents of the cache and memory below after the memory requests shown are sent to the cache. Immediately after powering up, the cache is initially empty and all valid bits are reset to indicate entries are invalid. Keep track of hits and misses so you can compute the

cache miss rate when you are done. All values are in hex. "X" means undefined.									
Cache before			Cache after						
Block	Block Valid Tag Data		Block Valid Tag			<u>Data</u>			
1	0	X	X	1	$\overline{c}$	X	_ X		
2	0 N 1	łΧ	X	2	$\underline{o}$		<u> </u>		
3		X	X	3	1	11	CABE		
4			X ACE	4	1	5	OACE		
5	1 4		FPFF	5	1	4	5555		
Memory before Memory after									
<u>Addre</u>	ess	Data	<del></del>	Add	ress		<u>Data</u>		
00110	0003	4321		0010	00002	< <u>/</u>	ACE CS		
00040003 FACE			0004	00040002 FACE					
00040005 5555		00040005 55		955 1CE					
00050004 OBAA		00050004		CA	9CE				
Memoral Address   00000   0040	255 0005 0005 0004 0003 0003	quest 	Read Read Read Read Read Read Read		Hit(y/	<u>'n)</u>			
01100 00400 00500 00400 01100	0003 0004 0005		Read Read Write OACE Read Write CABE		<u>y</u> _				

Cache miss rate (include reads only) = \_\_\_\_\_\_%