Score:	Section:	Name:		
--------	----------	-------	--	--

ECE 3055 Quiz 7 - Wednesday March 10, 2010

A direct mapping cache with WTWA (i.e. Write Through Write Allocate) is used to reduce the average memory access time on a computer. This cache holds 256 entries, 32-bit data, and ties into a 32-bit address bus with no byte or word select bits. Determine the contents of the cache and memory below after the memory requests shown are sent to the cache. Immediately after powering up, the cache is initially empty and all valid bits are reset to indicate entries are invalid. Keep track of hits and misses so you can compute the cache miss rate when you are done. All values are in hex. "X" means undefined.

		you are do	110. 1111 10	iucs ui	om next. 2	ineans anacimea.			
Cache before				Cache after					
Block Valid	! Tag	Data	Bloc	k Vali	d Tag	Data			
1 0	X	X	1	<u>C</u>	_`\	X			
2 0	X	X	2	<u>o</u>	<u>×</u>	X			
3 0 4	× 1940	400 X	3	(400	COEE00	0 (
4 0 5	°° *	X	4	1	500	OECECOC	<u> O</u> C		
5 040	\mathbf{x}^{ν}	X	5	1	401	7894 000	20		
Memory before			Men	Memory after					
Address	Data		Add	ress		Data			
00100003 00040003 00040105 00050004 Memory re Address 00050004 00040003 00040105 00100003 00040003 00050004	789A 0000	0000 0000 0ABE s Type De Read Read Read Read Read Read	0004 0005	00003 40003 40105 50004 Hit(s	6	00000ACE 00EE0000 189A0000 ECE0000			
00030004 00040105 00040003 00050004 00040003	ate (in	Read Write 00 Read Read	DEEOOOC	\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	7.5	_%			