Score:	Name:

## ECE 3055 Quiz 6 - July 1, 2002

A four-way set associative cache is given the memory operations shown below. It contains two lines and has one word per block. A LRU (Least Recently Used) replacement policy is used on this cache. The cache is initially empty except for the two entries shown. The first column of the cache gets the first entry after the valid bits have been reset and then it fills left to right. In the blanks provided in the Cache below, list the original address value only (i.e. 12 in blank, means address and data for memory location 12 is in cache).

Memory Read Operations Address Hit (Y/N)?

	)
_	

## **Final Cache Contents**

1	N	Block Element 1	Element 2	Element 3	Element 4
5	N	0 # 20	Ø 4	6	14
9	N	1 7253	113	\$21	95
25	N				
6	N				
1	7				
14	N				
20	<u>N</u>				
4	N				
20	$\nearrow$			4/16	
21	N				
21	X		Hit rate for al	ll memory operatio	ns is 25 (%)
5	N				
6	<u>Y</u>	•			