Score:	Section:	Name:	•	
		_	The state of the s	

ECE 3055 Quiz 6 – Wednesday October 13, 2010
A direct mapping cache with WTWA (i.e. Write Through Write Allocate) is used to reduce the average memory access time on a computer. This cache holds 64K entries, 16-bit data, and ties into a 32-bit address bus with no byte or word select bits. Determine the contents of the cache and memory below after the memory requests shown are sent to the cache. Immediately after powering up, the cache is initially empty and all valid bits are reset to indicate entries are invalid. Keep track of hits and misses so you can compute the cache miss rate when you are done. All values are in hex. "X" means undefined.

Cache before Cache after							
Cache before		Cache after					
Block Valid	Tag Data	Block Valid	Tag	<u>Data</u>			
1 0	X X	1 0	<u>\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ </u>	X			
2 0	XXX	2 1	0004	FALE			
3 0	x x	з <u>О</u>	X	<u> </u>			
4 0	* 5 x	4	0005	OECE			
5 0	x 4 x	5 <u>1</u> (2004	OABE			
Memory before		Memory after					
Address	Data	Address		Data			
				- 1			
00100002	1234	00100002	123	34			
00040002	0ACE	00040002	FAC	E			
00040005	OABE	00040005	DAE	BE.			
00050004	0BAA	00050004	OE	CE			
Memory requests							
Address	Type_Data	Hit(y/	<u>'n)</u>				
00040002 00100002 00040005 00040002 00050004 00040005 00040005 00050004 00040002	Read Read Read Read Write OECE Read Write FACE Read Read Read	E					
Cache miss rate (include reads only) =%							