Score: Name: Name:	
--------------------	--

ECE 3055 Quiz 6 – Wednesday October 8, 2008 A direct mapping cache with WTWA (i.e. Write Through Write Allocate) is used to reduce the average memory access time on a computer. This cache holds 64K entries, 16-bit data, and ties into a 32-bit address bus with no byte or word select bits. Determine the contents of the cache and memory below after the memory requests shown are sent to the cache. Immediately after powering up, the cache is initially empty and all valid bits are reset to indicate entries are invalid. Keep track of hits and misses so you can compute the cache miss rate when you are done. All values are in hex. "X" means undefined.

the cache miss rate when you are done. All values are in hex. "X" means undefined.		
Cache before Cache after		
Block Valid Tag Data		
1 <u>0</u> <u>x</u> <u>x</u>		
2 1 000 4 6 ACE		
3 <u>o</u> × ×		
4 1 0005 OECE		
5 1 0004 789A		
Memory before Memory after		
Address Data		
00100002 FACE 00040002 OACE		
00040005 <u>789A</u>		
00050004 <u>OECE</u>		
Memory requests Address Type Data Hit(y/n)		
$\frac{\frac{n}{n}}{\frac{n}{n}}$ $\frac{y}{\frac{y}{n}}$ $\frac{y}{n}$ $\frac{1}{n}$ $\frac{1}{n}$ $\frac{y}{n}$ $\frac{y}{n}$ $\frac{1}{n}$ $\frac{1}{n$		