Score:	Section:	Name:		

ECE 3055 Quiz 6 – Wednesday October 6, 2004
A direct mapping cache with WTWA (i.e. Write Through Write Allocate) is used to reduce the average memory access time on a computer. This eache holds 4K entries, 16bit data, and ties into a 32-bit address bus with no byte or word select bits. Determine the contents of the cache and memory below after the memory requests shown are sent to the cache. Immediately after powering up, the cache is initially empty and all valid bits are reset to indicate entries are invalid. Keep track of hits and misses so you can compute the cache miss rate when you are done. All values are in hex. "X" means undefined.

caciii	C 11110,7 741		i you are done.	, in ruic	• • • • • • • • • • • • • • • • • • • •	c minem, it in	and on the	••
Cache before			Cache after					
Block Valid Tag Data		Block Valid Tag			Data			
1	O	X	X	1	0	×	×	
2	O	Χ	X	2	0	X	X	
3	O	X	X	3	1	00100	OOEE	- Gp
4	0	X	X	4	1	00050	OEC	_
5	O	X	X	5	1	00040	U894	
Memory before Memory after								
<u>Add</u>	ress	Data		Addre	2 <u>55</u>		Data	
000	00003 40003 40005 50004	0ACI 1234 789 <i>A</i> 0ABI	A	00100 00040 00040	0003 0005	78	SEE 34 9A	2 pts.
000 000 000 001 000 000 000 000	40003 50004 40005 00003 40005 40005 50004 40003 40005 00003	quest	Read Write OECH Read Write OOEH Read Read Read Read Read Read Read Read	₹.	Hit(<u>y/n)</u>	÷.	

Cache miss rate (include reads only) = ________%