Score:	_ Section:Nam	ne:	
ECE 3055 Quiz 5 - October 9, 2002 A direct mapping cache with WTWA (i.e. Write Through Write Allocate) is used to reduce the average memory access time on a computer. This cache holds 65,536 entries, 16-bit data, and ties into a 24-bit address bus with no byte or word select bits. Determine the contents of the cache and memory below after the memory requests shown are sent to the cache. Immediately after powering up, the cache is initially empty and all valid bits are reset to indicate entries are invalid. Keep track of hits and misses so you can compute the cache miss rate when you are done. All values are in hex. "X" means undefined.			
Cache befo	ore	Cache after	
Block Valid	Tag Data	Block Valid Tag Data	0
1 0	Xot X 1234	1 10 0001 6	3)
2 10	x x 6089	2 1 04 6789	3)
3 100	X X OABE	3 1 04 OABE	2)
4 0	X X	4 <u>C</u> <u>X</u> <u>X</u> _	-
5 0	X X	5 <u>o</u> <u>\</u> <u>\</u> <u>\</u> _ ~	
Memory before		Memory after	
Address	Data	Address Data	
100001	FACE	100001 0001)
040001	1234	040001 1234	
040002	6789	040002 6789 ~	
040003	OABE	040003 OABE ~	
Memory re Address	quests Type Data	a Hit(y/n)	
040001	Read	0 3	
040002 040003 100001 040001 040002 040003 100001	Read Read Write 0001 Read Read Read Read		(-2)

MissRute install of Hit Rate (-1)
Full (Redit for hit Rate it correct 60000 on whom ensures