ECE 3055 Quiz 5 - Wednesday Februrary 23, 2005

A direct mapping cache with WTWA (i.e. Write Through Write Allocate) is used to reduce the average memory access time on a computer. This cache holds 4K entries, 16-bit data, and ties into a 32-bit address bus with no byte or word select bits. Determine the contents of the cache and memory below after the memory requests shown are sent to the cache. Immediately after powering up, the cache is initially empty and all valid bits are reset to indicate entries are invalid. Keep track of hits and misses so you can compute the cache miss rate when you are done. All values are in hex. "X" means undefined.

cache miss rate when you are done. All values are in hex. "X" means undefined.										
	Cache before				Cache after					
	Block Valid Tag Data				Block Valid Tag				Data	
	1 (0	X	X	1	0	X		\times) (at
	2	0	X	X 1 /3 123	2	0	X		X	
	3 (0 40	X X	X 40	3	1	000	40	153	4 1 + === 1
	4 (050	X	XOOEE	4	1_	000	50	OOE	E proder
	5	0 40	Х	X1897	5	<u> \</u>	000	40	286	A
Memory before Memory after										
	Addres	ss	Data		Addr	ess			<u>Data</u>	
	001000 000400 000400	003	0CAE 1234 789A 0BAA		0004	00003 10003 10005 50004		00 f	3 4 7A	lpt.each
	Memora Address 000400 000400 000500 000400 000500 000400 000500 000400 000500 0004000000	003 005 003 003 003 004 005 003 005	quest	Read Read Read Read Write 00EE Read Write 0ECE Read Read Read Read Read Read		Hit(t)	<u>// n)</u>	lpt	•	

Cache miss rate (include reads only) = $\frac{62.5}{\%}$ % $\frac{5}{8}$ 1 pt