Score:	Name:
hazard, or branch to exactly where each instructions are in data memory locat is already shown a	ECE 3055 Quiz III Wednesday, September 16, 2009 quence of MIPS instructions is clocked into the basic unimproved pipeline (i.e., no forwarding, flush units) shown in Figure 4.51 on page 362 of your textbook. Examine this figure carefully to see the signal is located (i.e. before or after pipeline registers). At the end of Clock cycle 5, when all the pipeline, indicate the resulting values in hexadecimal in the spaces provided below. Assume all the same contain the word address of the location, and that the address in any LW/SW instructions below as a word address (not byte!). Assume that each register contains a value equal to the register number of this code. List the actual value produced by the hardware design described in the text — even if the present the same code.  S6, 0xFF(\$0)
lw sw and or add	\$6, 0xFF(\$0) \ B \$9, 0(\$7) DW \$12, \$12, \$15 \ X \$3, \$4, \$7 D \$4, \$2, \$17
Instruction = $0x$	CO871825 (2 pts)
Read Data 1 = 0	0x 000000 4 (1pt)
Read Data 2 = 0	
ALU Result = 0	x $C$ $O$
(Data Memory )	Read Data = $0 \times GOOOCOG$ $(1 pt)$
Write Data (inp	out at register file after mux) = 0x COOOOFF (1 pt)
Write Register (	(Address) = 0x
ALU control (4	or 3-bits in binary) = $\bigcirc \bigcirc \bigcirc \bigcirc \bigcirc \bigcirc \bigcirc \bigcirc \bigcirc (l \ pt)$
RegDst =	(1/2 pt)
RegWrite =	$ \underbrace{ (1/2 pt)} $