Score:	Name:		

ECE 3055 Test 1

1. (20 points) A supercomputer has two adders that can be used for addition operations. One adder is not pipelined and it takes 4ns. to add two numbers. The other adder is pipelined and it has a five-stage pipeline with a 2.1ns. clock. The supercomputer has hardware to repeat the add operation automatically for arrays of integers. It can do the entire operation:

For I=1 to N
C[I] = A[I] + B[I]
End:

in hardware using one instruction. This is called a vector add instruction. The array values are held in a special high-speed register bank. These registers are fast enough to supply new values to pipeline every clock cycle. The compiler uses the fastest adder depending on the value of N, where N is the number of pairs of array values to add. At which value of N should the compiler switch adders?


For N > ____ the compiler should use the pipelined adder, since it will be faster.


<u>N</u>	Total Add Time on non-pipelined adder	Total Add Time on pipelined adder
1	spts	10.5 ns. 10 pts
2	sns.	12.6 ns.
3	ns.	ns.
4	ns.	(6 . 8ns.
5	ns.	
6	ns.	ns.
7	28 ns.	2 3 . I ns.
8	ns.	25.2 _{ns.}
9	3 C ns.	27.3 _ns.

2. (30 points) The following sequence of MIPS instructions is clocked into the pipeline shown on page 472-476. Examine this figure carefully to see exactly where each signal is located (i.e. before or after pipeline registers). After Clock cycle 5, Indicate the resulting register values in the spaces provided below. All numbers are in hex. Memory location 1 contains AAAAAAAA. Assume that each register contains a value equal to the register number prior to execution of this code.

ori \$2,\$2,\$4 lw \$2,1 add \$3,\$1,\$4 and \$6,\$7,\$8 sll \$0,\$0,0 ### ### ##########################
¢ ¢ ¢ 5 E 118 3 6 2 4
Instruction = $QQE83024$
Read Data 1 = 6000000 3 pts each
Read Data 2 = 0000000000000000000000000000000000
ALU Result = 600055
(Data Memory) Read Data = AAAAAAAAA
Write Register (Address) =
Write Data (input at register file after mux) = 0000000
Memread =
RegWrite =
Memtereg =

3. (20 points) Write a complete VHDL synthesis model for the digital hardware shown in the block diagram.





```
library IEEE;
use IEEE.STD_LOGIC_1164.all;
use IEEE.STD_LOGIC_ARITH.all;
use IEEE.STD_LOGIC_UNSIGNED.all;
entity counter is

port( signal Max : in std_logic_vector(ll downto D);

signal Count : out std_logic_vector(ll downto D);

signal clk: in std_logic);
end counter;
architecture behavior of counter is
    signal Equal : std_logic; signal Sum; Count_in: std_logic_vector(11 Downto 0);
 equal <= 'l' when Max=Count_in else '0';
 count <= count_in;
 process
      begin
      wait until clk'EVENT and clk='l';
if equal='l' then
    count_in <= "00000000000";</pre>
      else
             count_in <= count_in + 1;
      end ifi
 end process;
end behavior;
```

loop: sw \$2,100(\$0) lw \$3,200(\$0) or \$7,\$3,\$7 add \$8,\$7,\$5 sub \$5,\$3,\$2						
sw \$5,100(\$7) beq \$6,\$0,loop Part I (10 points) If the control unit does not have any hazard rewrite the code sequence by adding the minimum number of	NOP instructions to eliminate all potential					
data and branch hazards. Assume other non-NOP instructions follow the branch in the original code sequence above.						
SW \$2,100(\$0)						
IW \$3,200(\$0)	000					
nop nop	\$ 5, 100 (\$7)					
non	1/ 1/ 1/					
or \$7,\$3,\$7						
MOP	P					
Nop						
add \$8, \$7, \$5						
Part II (10 points) If the control unit has hazard detection with automatic stalls and automatic branch flushing without any forwarding unit, determine the number of clock cycles required to complete the first loop execution (i.e. start at loop, branch back to loop, and start the lw instruction on the next clock) of the original code sequence. Include the time required to fill and flush the pipeline.						
If there were no hazards or branch flushing the program would r execution.	equire clock cycles for					
But the program stalls and/or flushes the pipeline clock cycles is required for execution.	clock cycles so a total of 2					
Part III (10 points) If the control unit is improved by adding the forwarding unit as outlined in the text, determine the number of clock cycles required to complete the first loop execution of the original code sequence. Include the time required to fill and flush the pipeline.						
If there were no hazards or branch flushing the program would rexecution.						
But the program stalls and/or flushes the pipeline 2 clock cycles is required for execution.	clock cycles so a total of 13					

4. (30 points) The program below is executed on the 5 stage pipelined MIPS described in chapter 6. Answer the following questions about this program.

