
Score:_	Name:		8AM_	9AM

ECE 3055 Test 1

Wednesday, February 13

Open Book & Notes - Copy All Short Answers (1-4) to first page!



4. Part I: Total number of NOPs required	16	Part II: A total of	clock
cycles is required for execution.		15 pts.	

1. (17 points) Compare the execution time of the program segment below on the three MIPS hardware models studied in class. Assume the branch is taken.				
lw \$3,200(\$0) sw \$2,100(\$0) or \$4,\$3,\$7 beq \$8,\$7,Label1	4 3			
Part 1: The single clock cyc	le MIPS with a clock	frequency of 250 Mhz.	would take	
ns. to execute the	program. 4x4	15=16NS		
Part 2: The multi clock cycl	e model of the MIPS	with a clock frequency	of 1Ghz. would	
take $\frac{16}{10}$ ns. to execute the program.				
Part 3: The pipelined MIPS	model with data forw	arding and hazard dete	ction and a clock	
frequency of 1Ghz, would require				
Part 4: If the pipelined MIP it would takens. required to fill and flush the	before the program fin	rogram immediately aft $5+(4-1)+(6+1)$ ished execution. This is	er powering up,	
2. (8 Points) Rank the three MIPS models 1,2,3 in the following categories.1 is least or smallest and 3 is most or largest. For control unit complexity only consider what is included in the one hardware block labeled "control unit" in the text. (don't include data pipeline registers and forwarding hardware)				
Complexity of Control Unit	Total Hardware Used	CPI	Clock Period	
Single Cycle	Single Cycle	Single Cycle	3 Single Cycle	
3 Multi Cycle	Multi Cycle	3 Multi Cycle	Multi Cycle 2	
2 Pipelined	3 Pipelined	2 Pipelined	Pipelined	

3. (30 points) The following sequence of MIPS instructions is clocked into the pipeline shown on page 472-476. Examine this figure carefully to see exactly where each signal is located (i.e. before or after pipeline registers). After Clock cycle 5, Indicate the resulting register values in the spaces provided below. All numbers are in hex. Assume all data memory locations contain the word address of the location. Assume that each register contains a value equal to the register number prior to execution of this code.

Instruction = 8002001

Read Data 1 = 000000000

Read Data 2 = 0000000

ALU Result = 0000000

(Data Memory) Read Data = COOOOOO

Write Register (Address) =

Write Data (input at register file after mux) = $\frac{00000003}{9355}$

RegWrite = ____

ALUSrc = _

			w is executed on the 5 stage pipelined MIPS described in chap about this program.	oter 6.
loop:	sw sub lw and andi	\$2,100(\$0) \$2,\$5,\$3 \$7,200(\$2) \$8,\$3,\$4 \$6,\$7,8		
	beq add	\$6,\$8,then \$5,\$5,\$8		
then:	or	\$8,\$3,\$8		

Part I (10 points) Assume the control unit does not have any hazard detection, forwarding, a new branch compare circuit, or automatic branch flushing. That register file will not write and then read a new register value in one clock cycle. Rewrite the code sequence by adding the minimum number of NOP instructions to eliminate all potential data and branch hazards - do not change the order of the instructions. Assume other non-NOP instructions follow the last branch in the original code sequence above.

Total number of NOPs required	16
SWb	bea
nop	nop nop
nop	add
and	01
nop nop and	SW
Nop	no p bea
nop	nop
•	nop

sw

beq

\$8,\$3,\$8

\$5,100(\$6)

\$8,\$0,loop

Part II (15 points) Assume the control unit is improved by adding the hazard and forwarding unit as outlined in the text, adding a branch compare unit to the decode stage, and the register file writes then reads a new value in a single clock cycle. Determine the number of clock cycles required to complete the first loop execution (i.e. executes code in loop and branches back to top of loop and is just ready to fetch sw again) of the original code sequence. Assume the inner branch is taken. If there were no hazards or branch flushing, the original program would require beq + beq stall cycles for execution. clock cycles so a total of But the program stalls and/or flushes the pipeline clock cycles is required for execution (do not include time to fill pipeline).

5. (20 points) Write a complete VHDL synthesis model for the digital hardware shown in the block diagram. Use a positive edge clock with a synchronous reset. Put all VHDL code inside a single Process Control 32 block. The signal, Bin may or may not be required in your code. Count Datain Bin MUX **ALUop Operation** librar 32 00 add entit. 01 subtract 02 OR Shift left 1-bit (2000 Fill) 03 ALU PIN WOX out Proces 5 32 ALU Case ALUOPS Register Reset Register 3 32 Extra registers -2 each out-int Not in Process - 5 LIBRARY IEEE; USE IEEE.STD LOGIC 1164.ALL; USE IEEE.STD LOGIC ARITH.ALL; USE IEEE.STD_LOGIC_SIGNED.ALL; ENTITY test1c IS : IN STD_LOGIC_VECTOR(31 DOWNTO 0); PORT (Datain, Count : IN STD_LOGIC_VECTOR(1 DOWNTO 0); ALU_Op : IN STD LOGIC; Control, clk, reset : OUT STD LOGIC VECTOR (31 DOWNTO 0)); OUT END testlc; ARCHITECTURE behavior OF test1c IS SIGNAL Bin, OUT_int : STD_LOGIC_VECTOR(31 DOWNTO 0); BEGIN Bin <= OUT_int WHEN Control='0' ELSE Count;</pre> OUT <= OUT_int; **PROCESS**

WHEN "11" => Out_int <= Datain(30 Downto 0) & "0";

WAIT UNTIL clk'EVENT AND clk='1';

WHEN "00" => Out_int <= Datain + Bin; WHEN "01" => Out_int <= Datain - Bin; WHEN "10" => Out_int <= Datain OR Bin;

CASE ALU op IS

END CASE;

END IF;
END PROCESS;
END behavior;

ELSE