Score:	Section:	_Name:	
		_	

ECE 3055 Quiz - Wednesday October 12, 2011

A direct mapping cache with WTWA (i.e. Write Through Write Allocate) is used to reduce the average memory access time on a computer. This cache holds 64K entries, 16-bit data, and ties into a 32-bit address bus with no byte or word select bits. Determine the contents of the cache and memory below after the memory requests shown are sent to the cache. Immediately after powering up, the cache is initially empty and all valid bits are reset to indicate entries are invalid. Keep track of hits and misses so you can compute the cache miss rate when you are done. All values are in hex. "X" means undefined.

Cache before		Cache after				
Block Valid	Tag Data	Block Valid	Tag	<u>Data</u>		
1 0	X KOK 10	1 <u>C</u>	<u>×</u>	<u>X</u>		
2 0	XX	2 <u>1</u>	0010	1234		
3 0	X X	з <u>С</u>	X	X		
4 0	x x	4 1	0005	GECE		
5 0	x x	5 <u>l</u>	0004	CABE		
Memory be	efore	Memory after				
Address	Data	Address		<u>Data</u>		
00100002	1234	00100002	123	4		
00040002	00040002 BABE		CACE			
00040005	00040005 CABE		40005 <u>CABE</u>			
00050004	OBAD	00050004		CE		
Memory real Address  00040002 00100002 00040005 00040005 00040005 00040005 00040005 00040005	Read Read Read Read Read Write OECE Read Write OACE Read Read Read Read Read Read	\$ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\				
Cache hit rate (include reads only) = $37.7$ %						